-Processor Allocation
Each resource has two attributes. The f1fst one shows its current status that can be FREE, X or W. The second one, which is va1id only when the f1fst one is X, is the time needed for the processor (or resource) to fmish the current access.
.Simulator Flow
The simulator operation consists of three major parts: initialization, running and counting. The running part is the simulator kernel and comprises four routines:
.Job Allocation Routine: it a1locates for each f1UEE processor one job (one e of memory access) with random distribution throughout a random number generator from 
4-User Input Parameters
When a processor i requires data which is not present in its own cache memory , such data must be read from the backing memory .
If there is another copy of this same data in another cache memory j U 1 i), the data must be stored as SHARED, otheIWise, it is stored as PRIV ATE.
The simulator input parameters will be pre- .Cache Hit Rate: since most MUL TIPLUS expected workload is scientific, where big data blocks are used in various iterations, favoring cache hit rate, we set, initially for the experiments, the data cache hit rate at around 85%, and the code cache hit rate at n "'
.Snoop Hit Rate: the snoop hit rate represents the rate of memory accesses that will invalidate a cache block. This rate was set to 10% of the amount of coherent memory accesses with invalidate command.
Although Weber [WEBE89] has assumed this rate as 1 %, we decided to use 10% due to the high shared variable rate (see below). 
-Results
The simulation results are shown below, Therefore, its use is not recommended. needs four memory accesses to perform a block write. A1so, the write back system is around 20% better than the write through when a sma11 Fig.5 shows a MULTIPLUS system with 16 number of PNs and clusters is used. But its clusters and 4 PNs/cluster. We can see that superiority goes down as the number of PNs for sma11 values of data sharing, the write increases. back scheme is much better than the write through. As the sharing rate increases, the The system configuration using write write through with write buffer scheme y through with write buffer has its shows a better performance than the write performance improved from 20% up to 25% back approach. It can also be noticed that as shown in fig. 5 . Also, it seems that there is with the write through scheme the system no advantage in having a write back system performance is somewhat independent on the with write buffer. Perhaps, this is due to the sharing rate.
fact that the write buffer option in our 
